

SCH#:	B-2892
SPC#:	B-2893
ASM#:	B-2894

DATE	REVISION DESCRIPTION

UNIVERSITY OF CHICAGO
ELECTRONICS DEVELOPMENT GROUP

TITLE
uMB_FPGA

SHEET	1 OF 7
DATE	01-27-2017
DRWN	FUKUN TANG

B-2892
REV A



CYCLONE IV E CONFIGURATION SETTINGS

CONF SCHM	MSEL2	MSEL1	MSEL0	CONF VOLT
AS	1	0	1	FAST 3.3
	1	0	0	FST 3.0 2.5
	0	1	0	STD 3.3
	0	1	1	STD 3.0 2.5

SCH#: B-2892
SPC#: B-2893
ASM#: B-2894

DATE	REVISION DESCRIPTION

UNIVERSITY OF CHICAGO
ELECTRONICS DEVELOPMENT GROUP

TITLE
FPGA CONFIG CHAIN1

SHEET 2 OF 7
DATE 01-28-2017
DRWN Fukun TANG

C-2892
REV A



CYCLONE IV E CONFIGURATION SETTINGS

CONF SCHM	MSEL2	MSEL1	MSEL0	CONF VOLT
AS	1	0	1	FAST 3.3
	1	0	0	FST 3.0 2.5
	0	1	0	STD 3.3
	0	1	1	STD 3.0 2.5

SCH#: B-2892
SPC#: B-2893
ASM#: B-2894

DATE	REVISION DESCRIPTION

UNIVERSITY OF CHICAGO
ELECTRONICS DEVELOPMENT GROUP

TITLE
FPGA CONFIG CHAIN2

SHEET 3 OF 7
DATE 01-27-2017
DRWN Fukun TANG

C-2892
REV A



SCH#: B-2892
SPC#: B-2893
ASM#: B-2894

DATE	REVISION DESCRIPTION

UNIVERSITY OF CHICAGO
ELECTRONICS DEVELOPMENT GROUP

TITLE
uMB_FPGA

SHEET 4 OF 7
DATE 01-27-2017
DRWN Fukun TANG

C-2892
REV A















SCH#: B-2892
SPC#: B-2893
ASM#: B-2894

UNIVERSITY OF CHICAGO
ELECTRONICS DEVELOPMENT GROUP

TITLE
uMB_FPGA

DATE	REVISION DESCRIPTION

SHEET 5 OF 7
DATE 10-21-2016
DRWN Fukun TANG

C-2892
REV A







SCH#:	B-2892
SPC#:	B-2893
ASM#:	B-2894

DATE	REVISION DESCRIPTION

UNIVERSITY OF CHICAGO
ELECTRONICS DEVELOPMENT GROUP

TITLE
uMB_FPGA

SHEET 6 OF 7
DATE 01-27-2017
DRWN Fukun TANG

C-2892
REV A













SCH#: B-2892
SPC#: B-2893
ASM#: B-2894

DATE	REVISION DESCRIPTION

UNIVERSITY OF CHICAGO
ELECTRONICS DEVELOPMENT GROUP

TITLE
uB_FPGA

SHEET 7 OF 7
DATE 01-27-2017
DRWN Fukun TANG

C-2892
REV A