Electronics Development for pSec Time-of-Flight Detectors

> Fukun Tang Enrico Fermi Institute University of Chicago


With Karen Byrum and Gary Drake (ANL) Henry Frisch, Mary Heintz and Harold Sanders (UC)

Saclay, France March 8-9 2007

# Introduction: Readout Electronics System

# Anode structure


# Harold's TOF system




# <u>Characteristics of MCP-PMT Output Signal</u>

MCP-PMT output signal from Tim' simulation


- **Rise time 15ps (equivalents to a signal bandwidth of 23.3 GHz)**
- Pulse width (FWHM): 40ps
- Reflection coefficient: -0.98 (Load=100 ohms)
  - Reflection time delay (round trip): 240ps
  - Recovery time: 75ns (Settled at 1ppm)




# **Proposed Time Stretcher TDC with 1ps Resolution**



### psFront-end






### **Electronics Requirements & Process Evaluations**

Input signal bandwidth: Input signal width (FWHM): TDC resolution: ~23.3GHz ~40ps ~1ps


 Minimum Requirements:
 ultra low noise, ultra high f<sub>T</sub> transistors
 > 5-10x of the input signal bandwidth ~(110-220GHz)
 stable passive components Inductors, MIM Capacitors, Resistors, Varactors ...

 Available Processes:
 IHP SiGe BiCMOS 0.25µm technology: (SG25H1, SG25H2) --- Europractice
 IBM SiGe BiCMOS 0.13µm Technology: (8HP) --- MOSIS

## UC designed 2 GHz VCO with 55 fsec Cycle-to-Cycle Timing Jitter Using IHP SG25H1 Process



# **IBM SiGe BiCMOS8HP Process Cross-section**




Saclay, France March 8-9 2007

# **Brief Summary of IBM BiCMOS8HP Process**

- SiGe hetero-junction bipolar transistors
  - f<sub>T</sub> (high performance): 200GHz, BVceo=1.7V, BVcbo=5.9V
  - f<sub>T</sub> (high breakdown): 57GHz, BVceo=3.55V, BVcbo=12V
- High-Q inductors and metal-insulator-metal capacitors
- 4 types of low-tolerance resistors with low and high sheet resistivity
  - n+ diffusion, tantalum nitride, p+ polisilicon and p- polisilicon
  - CMOS transistors (VDD=1.2V or 2.5/3.3V)
  - Twin-well CMOS
  - Hyperabrupt junction and MOS varactors
  - Deep trench and shallow trench isolations


#### 8HP NPN Ft Characteristics vs. Emitter size (25C)



**2GHz VCO Design using IBM SiGe BiCMOS8HP Process** 

EDA Tools: Cadence Virtuoso Analog Environment


Verification Tools: Diva/Assura



#### **Simplified VCO Schematic**


Core

- Purely hetero-junction transistors
- •Negative resistance
- •On-chip high-Q LC tank
- •High Frequency PN diode Varactors
- Capacitor voltage dividers
- •130Mhz tuning range
- •Full differential 50-ohm line drivers



# VCO Schematic (Pre-layout) Simulation Result

**Transit Outputs** 




**Phase Noise** 

# **Analysis of CMOS Latchup**

#### Famous CMOS latch-up which created by parasitic lateral pnp and npn transistors

Solution: apply substrate contacts and tie them to the lowest voltage terminals apply shallow trenches to increase isolation



# **Substrate Noise Minimization**


 (1) One of the major substrate noise is caused by current injection from bipolar transistors working in saturation mode.
 (2) Substrate PN diode occasionally forward biased by EMI interference or some other reasons.
 (3) Parasitic coupling capacitance

#### Solution:

Prevent transistors from working in saturation mode unless you have to.

apply substrate contacts and tie them to the lowest voltage potential on the chip.

apply deep or shallow trench shielding rings to increase isolation




#### UC Designed 2GHz VCO Chip with 5 fsec Cycle-to-Cycle Time Jitter Using IBM 0.13μm SiGe BiCMOS8HP Process (Feb. 2007)




# Layout and Parasitic Extraction

- Diva/Assura DRC Check
- Diva/Assura LVS Check
- Floating Gate, NWell & Antenna Check
- Global Pattern Density Check
- Local Pattern Density Check
- GR594 (Dendrite Rules) Check
- Assura RCL extraction
- GDSII Stream Out (CDS → GDSII mapping)
- GDSII/Layout Comparison Check
- Backup your full data after you passed all checks!!!

### Schematic & Post Layout Comparison: Hierarchy Setup




## **RLC\_Extracted Schematic Back Annotation View**



### **Post Simulation:** Configuration Setup


Cadence® hierarchy editor: (psdesign 2gvco208_top_tb config)					
File Edit View Plug-Ins Help					
🗏 🗅 😅 🔲	<b>**</b> • • • • •	能 🎟 🛱			
Top Cell					1
Librana local	locion	Cell: 2gvco208_top	Jünur	schematic	Onen
Library: psdesign		Cell:  29vc0208_top	view.	penematic	Open
-Global Bindings					
Library List: myLib					
Marrieliete					
View List:	spectre cmos_sch cmos.sch schematic veriloga ahdl				
Stop List:	spectre				
Cell Bindings					
Libran	y Cell	Spectre View Found	View t	o Use	Inherited View List
bicmos8hp	opppcres	spectre			spectre cmos_sch cmos.sch
bicmos8hp	opppcres_inh	spectre			spectre cmos_sch cmos.sch
bicmos8hp	oprrpres	spectre			spectre cmos_sch cmos.sch
bicmos8hp	oprrpres_inh	spectre			spectre cmos_sch cmos.sch
bicmos8hp	subc	spectre			spectre cmos_sch cmos.sch
bicmos8hp	subc_inh	spectre		$\mathbf{i}$	spectre cmos_sch cmos.sch
psdesign	2gvco208	av_extracted	av_extracted		spectre cmos_sch cmos.sch
psdesign	2gvco208	schematic	schematic	)	spectre cmos_sch cmos.sch
psdesign	2gvco208_top	schematic			spectre cmos_sch cmos.sch 💌
Marragas					
Messages					
COPYRIGHT © 1997-2004 CADENCE DESIGN SYSTEMS INC. ALL RIGHTS RESERVED. Parasitic Parameters					
nonrigitan/confidential information and may be disclosed (used only					
as authorized in a license agreement controlling such use and disclosure. Back Annotation					
RESTRICTED RIGHTS NOTICE (SHORT FORM) Use/reproduction/disclosure is subject to restriction					
set forth at FAR 1252.227-19 or its equivalent.					
Attempting to lock configuration (psdesign 2gvco208_top_tb config).					
Opened the configuration (psdesign 2gvco208_top_tb config). Bound instance "I7" in cellview (psdesign 2gvco208_top schematic) to view "schematic".					
Saved the current configuration.					
Saved the current configuration.					
Bound instance "I10" in cellview (psdesign 2gvco208_top schematic) to view "schematic".					
Bound instance "I11" in cellview (psdesign 2gvco208_top schematic) to view "av_extracted". Saved the current confiduration.					
Ready					Filters OFF NameSpace: CDBA

### Post Simulation Parasitic Parameter List



## Schematic/Post Layout Simulation Comparison: Transit Outputs (first layout)

Transient Response




## VCO Post Layout Simulation Result (First Layout)

#### **Output Phase Noise Spectra Plot**


# psdesign 2gvco208 av\_extracted : Feb 14 16:41:16 2007

Phase Noise; dBc/Hz, Relative Harmonic = 1 Periodic Noise Response




#### relative frequency (Hz)

## Schematic/Post Layout Simulation Comparison: V-F Transfer Function Plot (first layout)



### VCO Post Layout Transit Simulation Result (Final)

#### **Transit Output Waveforms**




Saclay, France March 8-9 2007

### VCO Post Layout Simulation Result (Final)




#### **Output Phase Noise Spectra Plot**



# VCO Simulation Result (Final)



#### **V-F Transfer Function Plot**





(1) IBM 0.13 $\mu$ m SiGe BiCMOS8HP has been evaluated; it is a user-friendly design kit.

(2) Circuit performance meets our requirements (very) well.

(3) MOSIS has resumed 8HP Multi-Project Wafer runs – schedule has been changing(!). We are in the process of understanding how to proceed toward a full chip design starting with our first little VCO chip.

(4) Challenging Issues for the entire readout electronics.

# Thanks!